![]() | |
Year created | 2016 |
---|---|
Created by | Gen-Z Consortium |
Website | genzconsortium |
The Gen-Z consortium is a trade group of technology vendors involved in designing CPUs, random access memory, servers, storage, and accelerators. The goal was an open and royalty-free "memory-semantic" protocol, which is not limited by the memory controller of a CPU. The basic operations consist of simple loads and stores with the addition of modular extensions. It is intended to be used in a switched fabric or point-to-point where each device connects using a standard connector.[1]
History[edit]
The consortium was publicly announced on October 11, 2016.[2][3] Some of the vendors also joined a group to promote the cache coherent interconnect for accelerators (CCIX) protocol on the same day.[4]
At about the same time, yet another consortium formed to work on an open specification for the Coherent Accelerator Processor Interface (CAPI).[5] The efforts followed years of delays before products were available with version 4.0 of PCI Express.[6]
Server vendor members include Cisco Systems, Cray, Dell Technologies, Hewlett Packard Enterprise, Huawei, IBM, and Lenovo. CPU vendor members include Advanced Micro Devices, ARM Holdings, Broadcom Limited, IBM, and Marvell. Memory and storage vendor members include Micron Technology, Samsung, Seagate Technology, SK Hynix, and Western Digital. Other members include IDT Corporation, IntelliProp,[7] Mellanox Technologies, Microsemi, Red Hat, and Xilinx.[1] Gen-Z also maintains cooperation with industry alliances such as OpenFabrics,>[8] SNIA, and DMTF.
Analysts noted the absence of Intel, which announced an inter-connect technology of its own called Omni-Path a year before, and Nvidia, with its own NVLink technology.[3] The first version of the specification was published in 2018.[9]
On April 2, 2020, the Compute Express Link (CXL) and Gen-Z Consortiums announced a memorandum of understanding (MOU), describing collaboration between the two groups.[10][11] By October 2020, some technologies were demonstrated at the super computing conference, but no products were announced.[12]
In November 2021 the CXL Consortium and the GenZ Consortium signed a letter of intent for Gen-Z to transfer its specifications and assets to CXL, leaving CXL as the sole industry standard moving forward.[13]
References[edit]
- ^ a b "Gen-Z Consortium". Group's web site. Retrieved March 31, 2017.
- ^ Agam Shah (October 11, 2016). "Hardware makers unite to challenge Intel with Gen-Z spec". CIO from IDG. Archived from the original on October 12, 2016. Retrieved October 26, 2021.
- ^ a b Chris Mellor (October 11, 2016). "HPE, IBM, ARM, Samsung and pals in plot to weave 'memory fabric': Everyone but Intel and Cisco working together to build storage-class memory". The Register. Retrieved October 26, 2021.
- ^ Jeff Defilippi (October 11, 2016). "How do AMBA, CCIX and GenZ address the needs of the data center?". ARM Community blog. Retrieved March 30, 2017.
- ^ Chris Mellor (October 14, 2016). "Why OpenCAPI is a declaration of interconnect fabric war: Any standard but Intel in another CPU-memory interconnect consortium". The Register. Retrieved March 30, 2017.
- ^ Evan Koblentz (February 3, 2017). "New PCI Express 4.0 delay may empower next-gen alternatives". Tech Republic. Retrieved March 31, 2017.
- ^ "Gen-Z Technology". intelliprop.com. Retrieved 2019-08-02.
- ^ https://genzconsortium.org/openfabrics-alliance-ofa-and-gen-z-consortium-announce-mou-agreement/
- ^ Tallis, Billy (February 13, 2018). "Gen-Z Core Specification 1.0 Published". Anandtech. Retrieved October 26, 2021.
- ^ Compute Express Link(CXL) Consortium and Gen-Z Consortium (April 2, 2020). "CXL Consortium and Gen-Z Consortium Announce MOU Agreement" (PDF). Retrieved April 11, 2020.
- ^ Gen-Z Consortium (April 2, 2020). "CXL Consortium and Gen-Z Consortium Announce MOU Agreement". Retrieved April 11, 2020.
- ^ "Gen-Z Consortium's Activity Lineup at Upcoming Flash Memory Summit, SC20". Inside HPC. October 23, 2020. Retrieved October 26, 2021.
- ^ CXL Consortium statement, 10 November 2021